GOAL
The goal of this experiment is to reinforce state machine concepts by having students design and implement a state machine using simple chips and a protoboard. This experiment also introduces students to basic physical components.

CONTENTS
- Background
- Pre-lab Problems
- Lab Procedures
- Appendix A: Datasheet information for different gates
- Appendix B: Checkoff Sheet

EQUIPMENT NEEDED
- NAND gate (SN74LS00N)
- NOT gate (SN74LS04NE4)
- D-flip flop (SN74HC74N)
- 3-to-8 line decoder (TC74HC138APF)
- Jumper wires
- Breadboard
- myDAQ

BACKGROUND
States: A = 00, B = 01, C = 10, D =11 where the states are defined by the values stored in the registers; for example, State B corresponds to S1S0 = 01 where S1 is the value of Register 1 and S0 is the value of Register 0. The next state for values of the registers is defined by NSi for Register i. For example, if the current state is B and the next state is C, then S1S0 = 01 and NS1 = 1 and NS0 = 0.

External input: The external input in this circuit is denoted as “X”.

3-to-8 Decoder: Signals A0 - A2 represent the inputs and Y0 - Y7 represent the outputs. The convention is that A2 represents the most significant bit of a binary number and A0 represents the least significant bit; for example, an input of 011 is designated as A2A1A0 = 011. The 74138 decoder has inverted outputs so take that into account in your design.
Figure 1. Diagram of 3-to-8 Decoder

Pin Connection Diagram: It is critically important you label your diagram with pin and package numbers. You will have 3-5 ICs on the board, each needing power and ground, with multiple wires connecting each. Without labelling your pins ahead of time, it will be hard to construct and even harder to troubleshoot.

PRE-LAB PROBLEMS
  1) Fill out the truth table on the next page for the given state machine:
2) Draw the circuit for your state machine below (see Figure 3 in the Lab Procedures section if you need help getting started). Some tips for selecting the gates:
   a) Decoders using inverted outputs and NANDs are functionally the same as decoders using non-inverted outputs and ORs.
   b) NANDs can be used as inverters (by shorting the two inputs)
LAB PROCEDURES

1. Initial steps
   a. It is helpful to make a habit of connecting your Vcc and ground to the buses of your breadboard. Connect +5V to the + buses and DGND to the – buses. Since some of these chips have connections that have to be made on both sides, it is helpful to have both Vcc and ground on both the top and the bottom of the board.

2. Setting up the decoder
   a. Insert the decoder into your breadboard and connect Vcc and GND. Since this circuit has many connections, these “standard” connections should be as out of the way as possible. Use the smallest wires that will connect the pins. These wires should be nearly flush with the breadboard.
   b. This decoder has 3 enable pins, two enable low, one enable high. The E pins need to be connected to ground (enable low) and the E pin needs to be connected to Vcc. Since the decoder will always be enabled for this lab, use as short wires as possible to keep them out of your way.
   c. The decoder is now powered and enabled. You can test it by giving it a three-bit input to A0, A1, and A2 and observing the outputs Y0-Y7. Remember, the 74138 gives inverted outputs which means that all outputs but the one selected will output a high voltage. This makes it easy to connect to NAND and NOR gates.
   d. For these state machines, we will be giving a single bit as input from the myDAQ. Connect one of the digital output pins of the myDAQ (DIO0-3) to A0. The other two inputs will come from the current state.

3. Connecting the D flip flop
   a. Insert the D flip flop (7474) IC into the breadboard. In order to simply the wiring, it may be wise to leave room between the two for any logic chips you use in your design.
   b. Connect Vcc and ground.
   c. We will not be using the preset pins PRE so we will connect these to Vcc. If we wanted the option to preset the D-flip flops to 1, we could bring this pin of the D-flip flop low.
   d. We will be using digital I/O pins of the myDAQ to act as the clock and clear/reset. Connect both the CLK and CLR to unused DIO pins. Remember, since the this is inverted clear, we need to keep that pin at 1 unless we want to reset both flip flops to zero, in which case we will change the input to 0.
   e. Now the flip flop is powered and functional.

4. Building the Example State Machine (3 state)
   a. The state transition diagram for this state machine is shown in Figure 2 on the next page.
b. The truth table is shown below

<table>
<thead>
<tr>
<th>State</th>
<th>$S_1$</th>
<th>$S_0$</th>
<th>$X$</th>
<th>New State</th>
<th>$NS_1$</th>
<th>$NS_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>C</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>C</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>--</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>--</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

c. Label the pins you are going to use on the schematic in Figure 3 below.
d. Insert NAND IC (7400)

5. Building the Pre-Lab State Machine (4 state)
   a. Make sure that you label your pins before you start wiring everything. This will ensure that you don’t mix up your wiring and the TAs can follow along with what you have done.
   b. Be sure to connect Vcc and ground.
   c. Don’t forget that the decoder is using inverted outputs!
   d. Test the state machine using the state transition diagram you filled out in the Pre-Lab section.
   e. Fill out Table 2 found in the Checkoff section as you walk through it with the TA.
APPENDIX A: Datasheet information for different gates

NAND Gate IC (74HC00) or (SN74LS00N):

NOR Gate IC (74HC02) or (SN74LS02N):

Fig. 1 Pin configuration DIP14, SO14 and (T)SSOP14.

Fig. 4 Function diagram.

Fig. 1 Pin configuration.

Fig. 2 Logic symbol.
NOT Gate IC (74HC04) or (SN74LS04N):

Register (D-FlipFlop) IC (74HC74):
Decoder IC (74HC138):
APPENDIX B: Check-off Sheet
(These tables should not be filled out until your TA is present and you are showing them your circuit)

Table 1:

<table>
<thead>
<tr>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TA Initials: __________

Table 2:

<table>
<thead>
<tr>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
<th>Input</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TA Initials: __________