A 0.13µm Fully Digital Low-Dropout Regulator with Adaptive Control and Reduced Dynamic Stability for Ultra-Wide Dynamic Range

Saad Bin Nasir, Samantak Gangopadhyay, Arijit Raychowdhury

Georgia Institute of Technology, Atlanta, GA

An increasing number of power domains and of power states per domain, as well as decreasing decoupling capacitance per local grid and ultra-wide current dynamic range of digital load circuits (for low power on one end while maintaining performance at another) necessitate the design of high-efficiency, compact on-die voltage regulators providing ultra-fine grained spatio-temporal voltage distribution [1,2]. Digitally implementable linear regulators operated in low-dropout (LDO) mode, based on continuous time or discrete time control, exhibit process and voltage scalability [3-5], thus supplementing their analog counterparts [6].

This paper presents a discrete-time, fully digital, scan-programmable LDO macro in 0.13µm technology featuring greater than 90% current efficiency across a 50x current range, and 8x improvement in transient response time in response to load step changes. The baseline design (Fig. 5.6.1) features a 128b barrel shifter that digitally controls 128 identical power PMOS devices to provide load and line regulation at the node VREG, for a scan-programmable fine-grained spatio-temporal load. A locked comparator, which eliminates the need for any bias current, controls the direction of shift, D. The programmable mux-select signals, MUX1 and MUX2, provide controllable closed loop gains, KBARREL, of 1 to 3x. Since at any clock edge only 1, 2 or 3 shifts can occur (depending on the gain setting), fine-grained clock gating is enabled by dividing the 128b shifter into four sections and only enabling the clock to the section(s) where the shift occurs (Fig. 5.6.1).

A linearized hybrid control model of the LDO (Fig. 5.6.2) reveals two open loop poles: 1) An integrator pole at z≈1, and 2) A z=e^(-RL/2) where FLOAD is the equivalent output pole (FLOAD=1/(RLOAD||RPULL_UP)CLOAD) and Fp is the sampling frequency of the discrete time controller. With ultra-wide dynamic ranges of the load current, RLOAD changes, often over two orders of magnitude; hence the open loop poles (and equivalent closed loop poles) of the regulator span a large range (Fig. 5.6.2). Consequently at iso-Fp heavy load conditions show an over-damped response, whereas light load conditions become under-damped and even oscillatory. To cater to a wide load range, we provide adaptive control such that FLOAD/Fp is bounded. This results in a more consistent transient response and, by scaling Fp with FLOAD (and hence ILOAD), the current efficiency of the LDO is vastly improved. In the present design, a slower control loop checks for the status of bit-45 and bit-85 of the barrel shifter. Bit-45=1 and bit-85=1 indicates that both PMOS devices are off and hence light load conditions exist. Similarly, 01 and 00 on bit-45 and bit-85, respectively, represent nominal and heavy load conditions.

Once the quiescent (Q) point of the load changes and a heavy, nominal or light load condition is identified, an adaptive controller waits for an incubation period (which eliminates chattering between multiple frequency-modes) and sets Fp to FHIGH, FLOW or FLOW. The incubation period is programmable and is realized using an externally clocked binary counter, enabling Fp adjustment only when the counter saturates. When operating in regulation, with small load transients, the autonomous choice of Fp results in decreasing ringing, faster settling and close tracking of the controller current, ICTRL, with ILOAD.

Along with adaptive control for efficient regulation across a wide dynamic range, we propose a programmable and digitally implementable ‘variable structure control’ that facilitates fast recovery from large voltage droops, in response to large load steps. These are infrequent, often triggered by changes in the power state of the system. This design principle, referred to as Reduced Dynamic Stability (RDS) and borrowed from the control design of military aircrafts, exhibits a ultra-fast transient response without compromising static stability. This is accomplished by retrofitting the baseline design with overshoot and droop detectors that compare VREG with VREF±Δ (Fig. 5.6.3). Once such a droop/overshoot is detected, the regulator selects a fast clock (Ftransient=400MHz), which will instantaneously render the load marginally stable by moving the open (and hence closed) loop poles very close to |z|=1. Further, the shift width of the second pole is increased significantly to maintain both the transition frequency and the stability margin of the loop. This enables a faster recovery from load transients. As soon as VREG returns close to regulation (VEXEC<Δ>VREG>VHOLD+Δ), the RDS logic switches back to the sampling clock FS, allowing a stable return to regulation without any ringing. The current design supports externally programmable Δ and measurements support a provably stable response for Δ = 50 or 100mV.

The LDO macro is measured across a wide range of operating conditions and the Shmoo plot (Fig. 5.6.4) illustrates VREG of 0.45 to 1.15V with the line voltage, VIN, from 0.5 to 1.2V, thus revealing (a) a minimum dropout of 50mV and (b) near threshold operation (process VTH = 300mV). Oscilloscope capture of a representative measurement (Fig. 5.6.4) shows: 1) Regulation under Q-point changes; 2) Ripple of less than 3%, and 3) Autonomous adaptation of FS in response to load changes. Scope captures also show baseline design (RDS off) vs. proposed design (RDS on) and reveal decreased settling time (TS) and VDROOP when RDS is enabled.

The settling time for small current transients (Fig. 5.6.5) reveals a strong dependence of FS on ILOAD (and hence FLOAD), further motivating the use of adaptively dynamically adjustable FS under different load conditions to meet a TS specification. A color-map provides the autonomous and dynamic allocation of FHIGH, FLOW and FFLOW for varying FLOAD (i.e., ILOAD and VREG) to meet a target TS. Measurements are carried out on the baseline and proposed design (with RDS) for voltage droops >100mV. The baseline design, with ILOAD = 0.7mA and ΔLOAD=1.2mA, shows an initial decrease in TS with FS as the system becomes critically damped, and an eventual increase in TS with FS as the system becomes under-damped and exhibits ringing and slower settling. The proposed design with RDS enabled (for KBARREL=1 and 3) shows 8x improvement in TS. Faster response also reduces VDROOP in response to the same load step and 36% (60%) reduction of VDROOP is observed for ΔLOAD of 2.1mA (0.7mA). Load regulation for a range of VIN voltages shows an average of 6mV/mA and a worst case of 10mV/mA. We also note a 50x load range, which can be further scaled if a larger barrel-shifter and power MOSFETs are used. By enabling fine-grained clock gating, 34% reduction of controller power, PCTRL, is measured. As adaptation to Q-point, due to dc changes in ILOAD, is enabled for the wide load current range, we note FS adjusting for high, nominal and light loads, thereby providing high current efficiency across the entire load range while meeting a target TS specification. A 4x improvement in current efficiency is measured at light load conditions when compared to the baseline design (Fig. 5.6.6). A comparative study with recently published data establishes that the current design (Fig. 5.6.7) is competitive in both power efficiency and performance. Adaptive control enables an energy-efficient wide dynamic range. A power efficiency figure of merit (FOM1), defined as the average current efficiency across a load range from ILOAD=0.7mA to ILOAD=2.1mA, gains 90%, compared to 17% for the previously published design with RDS, which enables a dynamic trade-off between instantaneous stability and transient response, provides ultra-fast TS with a discrete time digital loop without compromising the runtime stability. FOM2 [2], normalized to the process node, shows that the performance is comparable to its analog counterpart [6].

Acknowledgements: This work was funded by the Semiconductor Research Corporation (Task no 1838.140), Qualcomm and Intel and the Fulbright Fellowship Program.

References:
Figure 5.6.1: Fully digital low-dropout regulator with digitally programmable loop gain and fine-grained clock gating.

Figure 5.6.2: Autonomous adaptation of sampling frequency ($F_S$) across a wide dynamic range.

Figure 5.6.3: Droop and overshoot detectors detect large load transients. In response, a faster sampling clock and higher loop gain are enabled for faster recovery from droops and overshoots.

Figure 5.6.4: Measured operating range of the LDO with representative scope captures.

Figure 5.6.5: Measured settling time, $T_S$, for small droops with adaptation for autonomous choice of $F_S$. RDS allows 8x improvement in $T_S$ for large load transients and 36% to 60% reduction in $V_{DROOP}$.

Figure 5.6.6: Measured load regulation, current efficiency and performance summary.
Figure 5.6.7: Chip micrograph, process and design specifications.

<table>
<thead>
<tr>
<th>Process</th>
<th>IBM 130nm CMOS 8-M</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Area</td>
<td>2 mm²</td>
</tr>
<tr>
<td>Active Area</td>
<td>0.3552 mm²</td>
</tr>
<tr>
<td>LDO Area</td>
<td>0.114 mm²</td>
</tr>
<tr>
<td>Testing Interface</td>
<td>QFN Package</td>
</tr>
</tbody>
</table>