Characterization of PVT Variation & Aging Induced Hold Time Margins of Flip-Flop Arrays at NTV in 22nm Tri-Gate CMOS

Charles Augustine, Carlos Tokunaga, Andres Malavasi, Arijit Raychowdhury*, Muhammad Khellah, James Tschanz, Vivek De

Circuit Research Lab, Intel Corporation, Hillsboro, OR, USA, *Georgia Institute of Technology, Atlanta, GA, USA
charles.augustine@intel.com

Abstract—With increasing process variation in scaled technology nodes along with voltage and temperature variations and aging degradations, critical timing circuits are impacted which leads to potential loss of performance and yield. In this paper we study the impact of process induced variations on frequency independent min-delay failures in flip-flops in 22nm tri-gate CMOS and demonstrate through novel test-structures the overall impact of within-die and die-to-die hold time fluctuations across a wide range of process skews, temperatures, voltages and aging conditions. This will guide robust silicon-calibrated statistical design methodologies and process targets for min-delay failure mitigation, especially at near-threshold voltage (NTV). Further we demonstrate local clock driver boosting as a potential scheme for yield improvement at NTV, with only 10-20% boost and minimal overheads.

I. INTRODUCTION

The impact of process induced variations on failure of memory cells in SRAM arrays is well understood. Tail bits in memory arrays are protected by redundancy and ECC. Next to SRAM, flip-flops (Fig. 1a) by virtue of the inherent contention in the circuit topology present significant design challenges, particularly at NTV. The fact that flip-flops are protected by neither redundancy nor ECC, exacerbates the problem. In particular frequency-independent min-delay failures cause loss of otherwise good-dies or lead to increased logic-V_{MIN} in complex system-on-chip (SoC) designs in scaled CMOS process [1]. Hence, understanding the impact of variations on such min-delay failures is important, but the difficulty of measuring min-delays in process or product characterization continues to be a challenge. In this paper, we present a novel test-structure for high-volume characterization of flip-flops and demonstrate the critical impact of variations and process corners on timing margins in flip-flops.

Min-delay failures can happen due to (1) flip-flop hold time fluctuations, (2) local clock skew degradations and (3) min-
path delay changes, induced by process-voltage-temperature (PVT) variation and aging. While max delay timing failures, limited by flip-flop clock-to-Q & set-up times, clock skew as well as critical path delays, can be mitigated by operating at lower frequency, min-delay functional failures are frequency-independent, thus resulting in functional yield loss that cannot be recovered by operating at lower frequency. Therefore, robust statistical min-delay failure analysis and mitigation techniques, calibrated to high volume silicon measurements, are necessary, especially for near-threshold voltage (NTV) designs [2] since variation and aging impacts become exponentially worse at low voltages. As an illustrative example, Fig.1 (b,c) illustrates the impact of $V_T$ shift on hold, and setup times of flip-flops, respectively. We note that the hold time of flip-flops, which is nominally negative can increase manifold in the slow corners leading to min-delay failures. In this paper, we measure within-die and die-to-die hold time fluctuations in flip-flop arrays implemented in a test chip in 22nm tri-gate CMOS [3] across a wide range of temperatures and voltages, including NTV. Aging impacts on hold time distributions are measured and analyzed. Statistical min-delay failure rates based on the measured data are utilized to guide robust design methodologies at NTV. A local clock-boosting technique to mitigate min-delay failures at NTV with minimal overhead is evaluated via test chip measurements.

II. FLIP-FLOP ARRAYS TEST CHIP FOR HOLD TIME MEASUREMENTS

The test chip (Figs. 2, 3 & 4) has 20x3 identical flip-flop test array blocks, for a total 9600 flip-flops per die. Each test array contains (1) 8x20 flip-flops, (2) programmable delay generators for both data and clock signals, and (3) a circuit for post-silicon calibration of the delay generators. The calibration is done by using the delayed pulses to enable a 13-stage ring oscillator (RO) and counter. The delay generators are used to independently adjust the timings of data and clock to each flip-flop in the array. A 13-bit digital code, loaded via serial scan, selects the number of inverters in the data and clock path to set the required delay. Binary-weighted tri-state inverters are used in the final two stages of the delay generator to enable finer granularity of delay settings. Measurements demonstrate better than 10ps delay resolution across a wide tuning range (Fig. 3).

Hold time of the flip-flop is defined as the minimum delay required between the rising clock edge that captures data in the slave latch and the next transition of input data, such that the current data is captured correctly. It is governed by the delay mismatch between two local paths (Fig. 1) – (1) input data path to the storage node of the master latch, and (2) clock path that shuts off the master latch. Hence, hold time fluctuations are caused by changes in this delay mismatch due to PVT variations and aging, and are expected to become worse at low voltages. In order to accurately measure hold time fluctuations, we need to change the relative timings of data and clock in a precise manner over a wide range while checking that the correct data is captured [4]. Boosting the voltage of the clock (Fig. 1) to drive selected critical nodes of the flip-flop to higher voltage, can reduce the delay mismatches in the data and clock paths, and thus help mitigate min-delay failures at NTV with minimal power and design complexity overheads.

III. HOLD TIME FLUCTUATION MEASUREMENTS

Hold time measurements are performed for all 9600 flip-flops on each of several dies, chosen from wafers with typical, slow, and fast process skews. Hold time distribution measurements for a single die show that at lower voltages, mean of the hold time distribution ($\mu_{\text{HOLD}}$) improves but

<table>
<thead>
<tr>
<th>Technology</th>
<th>22nm, 9-metal layer tri-gate high-K/MG CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area: core + test</td>
<td>0.83 x 0.9 mm²</td>
</tr>
<tr>
<td>Core transistor count</td>
<td>8.1M</td>
</tr>
<tr>
<td>Package</td>
<td>FCBGA13 951</td>
</tr>
</tbody>
</table>

Fig. 4: Test chip die photo and characteristics table

Fig. 3: Delay generator (DG) calibration for 0.45V (larger range) and 0.65V (larger precision)

Fig. 2: (a) Test chip block diagram, (b) flip-flop test array, (c) calibration circuit with ring oscillator (RO) and counter
standard deviation ($\sigma_{\text{HOLD}}$) becomes larger (Figs. 5 & 6). Since the worst-case hold time at the tail of the distribution dictates min-delay failure of the entire design, the probability of failure worsens at lower voltages (Fig. 7), as $\sigma$ degrades, even though the mean improves. For a target maximum failure rate of $1\times10^{-6}$, the minimum data hold requirement increases from 200ps at 0.6V to 300ps at 0.55V. Higher clock skews, expected at lower voltages, also degrade the worst-case data hold requirements (Fig. 8). Measurements show a weak temperature dependence of hold time fluctuations across a
wide voltage range (Fig. 9), with data hold requirements being worse at low temperature, especially at low voltages.

Hold time distributions for different dies across different process skews (Fig. 10) reveal that $\sigma$ degrades for slower processes where delays are more sensitive to variations, while the mean improves. Overall data hold requirements are the most stringent at the PVT corner of slow process, low voltage and low temperature (Fig. 11). These PVT variation effects need to be comprehended properly in a robust NTV design methodology. While workload and data dependent differences in NBTI/PBTI aging of different transistors in the clock and data paths can degrade delay mismatches, leading to worse hold times and clock skews, test chip measurements show that uniform aging of all transistors has minimal impact on the worst case data hold requirements (Fig. 12).

Design methodologies for min-delay failure mitigation require buffer insertion in short paths and additional clock timing adjustments. The associated performance, power and area overheads may be too high, especially for NTV designs. Measurements show that the local clock driver boosting scheme can significantly improve the worst-case data hold requirements, especially at low voltages, with only 10-20% voltage boost and minimal power impact (Figs. 13-15). This power overhead can be further reduced by potential elimination of some min-delay buffers in short paths. While clock boosting incurs some design overhead, it can be activated selectively (post-Si tuning) only for dies prone to min-delay failures at NTV.

IV. CONCLUSIONS

In this paper we present comprehensive measurements and methodologies for characterization of failure modes in flip-flops with an emphasis on frequency-independent min-delay failures that can lead to loss of functional yield. We demonstrate the impact of PVT and aging on timing margins through direct measurements on flip-flop characteristics. We also show that local clock-boosting can be a post-silicon NTV technique to mitigate the effects of variation on these margins.

ACKNOWLEDGMENT

This research was, in part, funded by the U.S. Government (DARPA). The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.

REFERENCES


